



S/N 10/090,796

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:	Yuan-Liang Li	Examiner:	Renee S. Luebke
Serial No.:	10/090,796	Group Art Unit:	2833
Filed:	March 6, 2002	Docket No:	884.A87US1
Title	SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS		
Assignee:	Intel Corporation	Customer No:	21186

COMMUNICATION RE: SUBMISSION OF UNSIGNED COPIES OF DECLARATIONS

MS Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


I, Charles E. Steffey, certify that the unsigned copies of the Declaration Under 37 C.F.R. 1.131 and Declaration Under 37 C.F.R. 1.132 are identical to the signed copies of said documents. These unsigned copies are provided as a courtesy for purposes of clarity since the text in the signed versions is less than clear.

Respectfully Submitted  
YUAN-LIANG LI  
By his Representatives,  
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation  
P.O. Box 2938  
Minneapolis, Minnesota 55402  
(612) 373-0970

Date:

February 24, 2005

By:



Charles E. Steffey  
Reg. No: 25,179

CERTIFICATE UNDER 37 CFR § 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 24th day of February 2005.

Name:

Chris Hammond


Signature:

Chris Hammond

**BEST AVAILABLE COPY**

S/N 10/090,796

PATENT



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant:	Yuan-Liang Li	Examiner:	Renee S. Luebke
Serial No.:	10/090,796	Group Art Unit:	2833
Filed:	March 6, 2002	Docket No.:	884.A87US1
Title:	SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS		
Assignee:	Intel Corporation	Customer No.:	21186

**DECLARATION UNDER 37 C.F.R. § 1.131**

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

This declaration is submitted under 37 C.F.R. §1.131 prior to any final rejection of U.S. Patent Application Serial Number 10/090,796 (the "Present Application") to establish invention of the subject matter of the rejected claims of the Present Application prior to June 29, 2001.

I, Yuan-Liang Li, do hereby declare:

1. I have been employed by Intel Corporation from prior to June 29, 2001, to the present. My current job title is Engineering Manager.
2. I am the inventor of the inventive subject matter of the Present Application as described, illustrated, and claimed therein.
3. I am also a co-inventor of the inventive subject matter of U.S. Pat. No. 6,388,207 as described, illustrated, and claimed therein.
4. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and

Serial Number: 10/090,796

Dkt: 884.A87US1 (INTEL)

Filing Date: March 6, 2002

Title: SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS

Assignee: Intel Corporation

---

that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date: \_\_\_\_\_  
Yuan-Liang Li

YUAN-LIANG LI

By His Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation


Date \_\_\_\_\_ By \_\_\_\_\_  
Walter W. Nielsen  
Reg. No. 25,539

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Amendment, Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this \_\_\_\_\_ day of February, 2005.

\_\_\_\_\_  
Name

\_\_\_\_\_  
Signature

S/N 10/090,796



PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant:	Yuan-Liang Li	Examiner:	Renee S. Luebke
Serial No.:	10/090,796	Group Art Unit:	2833
Filed:	March 6, 2002	Docket No.:	884.A87US1
Title:	SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS		
Assignee:	Intel Corporation	Customer No.:	21186

**DECLARATION UNDER 37 C.F.R. § 1.132**

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

This declaration is submitted under 37 C.F.R. §1.132 prior to any final rejection of U. S. Patent Application Serial Number 10/090,796 (the "Present Application") to establish that the undersigned inventor was a co-inventor of the subject matter disclosed in U.S. Pat. No. 6,495,770.

I, Yuan-Liang Li, do hereby declare:

1. I have been employed by Intel Corporation from prior to December 4, 2000, the filing date of U.S. Pat. No. 6,495,770, to the present. My current job title is Engineering Manager.
2. I am the inventor of the inventive subject matter of the Present Application as described, illustrated, and claimed therein.
3. I am a co-inventor of the inventive subject matter of U.S. Pat. No. 6,495,770 as described, illustrated, and claimed therein, as evidenced by the following:
  - a. Having earlier conceived the claimed subject matter of U.S. Pat. No. 6,495,770 in the United States with the co-inventors, my name appears along with theirs on two Invention Disclosures, copies of which are attached hereto as Exhibit A (7 pages) and Exhibit B (8 pages).

b. Exhibit A (Paragraph 2) bears the following Concise Title of Invention: "Embedded DC Shunts in Sockets for High Current Applications". The "Date" deleted from page 1 of Exhibit A is prior to December 4, 2000. Other sensitive information has been blocked out from Exhibit A. Figure 22 [sic] of Exhibit A illustrates conceptually a multi-layered socket comprising one or more DC shunts. This is further described in Paragraph 14 on page 5 of Exhibit A.

c. Exhibit B (Paragraph 2) bears the following Concise Title of Invention: "Package DC Shunts for High Power CPU Applications". The "Date" deleted from page 1 of Exhibit B is prior to December 4, 2000. Other sensitive information has been blocked out from Exhibit B. Figure 2 of Exhibit B illustrates conceptually a multi-layered package comprising one or more DC shunts. This is further described in Paragraph 14 on page 5 of Exhibit B.

4. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date: \_\_\_\_\_  
Yuan-Liang Li

YUAN-LIANG LI  
By His Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation

Date \_\_\_\_\_ By \_\_\_\_\_  
Walter W. Nielsen  
Reg. No. 25,539

DECLARATION UNDER 37 C.F.R. § 1.132

Page 3

Serial Number: 10/090,796

Dkt: 884.A87US1 (INTEL)

Filing Date: March 6, 2002

Title: SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS

Assignee: Intel Corporation

---


CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Amendment, Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this \_\_\_\_ day of February, 2005.

---

Name

---

Signature



**571,197,796**

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

<b>Applicant:</b>	<b>Yuan-Liang Li</b>	<b>Examiner:</b>	<b>Rance S. Luckke</b>
<b>Serial No.:</b>	<b>10/090,796</b>	<b>Group Art Unit:</b>	<b>2833</b>
<b>Filed:</b>	<b>March 6, 2002</b>	<b>Docket No.:</b>	<b>884,87US1</b>
<b>Title:</b>	<b>SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS</b>		
<b>Assignee:</b>	<b>Intel Corporation</b>	<b>Customer No.:</b>	<b>21186</b>

**DECLARATION UNDER 37 C.F.R. § 1.131**

Mail Stop Amendments  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

This declaration is submitted under 37 C.F.R. § 1.131 prior to any final rejection of U.S. Patent Application Serial Number 10/090,796 (the "Present Application") to establish invention of the subject matter of the rejected claims of the Present Application prior to June 29, 2001.

I, Yuan-Liang Li, do hereby declare:

1. I have been employed by Intel Corporation from prior to June 29, 2001, to the present. My current job title is Engineering Manager.
2. I am the inventor of the inventive subject matter of the Present Application as described, illustrated, and claimed therein.
3. I am also a co-inventor of the inventive subject matter of U.S. Pat. No. 6,388,207 as described, illustrated, and claimed therein.
4. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and

**BEST AVAILABLE COPY**

02/23/2005 22:03 6022988919  
02/23/2005 01:15 4808120263  
02/23/2005 09:21 6022988919

NIELSEN  
SUNNY PEAK  
NIELSEN

PAGE 03  
PAGE 02/05  
PAGE 03

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 60093706

Filing Date: March 6, 2003

Title: RESISTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS

Assignor: Intel Corporation

Page 2  
Doc ID: A87091 (PTEB)

that such willful false statements may jeopardize the validity of this application or any patent  
issuing thereon.

Date: 2-23-05




Yuan-Liang Li

YUAN-LIANG LI


By His Representatives,


SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation

Date: 2/23/2005

By   
Walter W. Nielsen  
Reg. No. 25,539

CERTIFICATE UNDER 37 C.F.R. § 1.13: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Agent/Agent, Commissioner of Patents, P.O. Box 1480, Alexandria, VA 22313-1480, on this 24 day of February, 2005.

  
Chris Hammond

  
Chris Hammond


BEST AVAILABLE COPY



02/23/2005 22:03 6022988919  
02/23/2005 01:15 4808120263  
02/23/2005 09:21 6022988919

NIELSEN  
SUNNY PEAK  
NIELSEN

PAGE 04  
PAGE 03/05  
PAGE 05



**S/N 10/090,796**

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Yuan-Liang Li  
Serial No.: 10/090,796  
Filed: March 6, 2002  
Title: SHUNTING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID  
ARRAY CONNECTORS  
Assignee: Intel Corporation

Examiner: Renee S. Loebke  
Group Art Unit: 2833  
Docket No.: 884.A87U81  
Customer No.: 21126

**DECLARATION UNDER 37 C.F.R. § 1.132**

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

This declaration is submitted under 37 C.F.R. §1.132 prior to any final rejection of U. S. Patent Application Serial Number 10/090,796 (the "Present Application") to establish that the undersigned inventor was a co-inventor of the subject matter disclosed in U.S. Pat. No. 6,495,770.

I, Yuan-Liang Li, do hereby declare:

1. I have been employed by Intel Corporation from prior to December 4, 2000, the filing date of U.S. Pat. No. 6,495,770, to the present. My current job title is Engineering Manager.
2. I am the inventor of the inventive subject matter of the Present Application as described, illustrated, and claimed therein.
3. I am a co-inventor of the inventive subject matter of U.S. Pat. No. 6,495,770 as described, illustrated, and claimed therein, as evidenced by the following:

a. Having earlier conceived the claimed subject matter of U.S. Pat. No. 6,495,770 in the United States with the co-inventors, my name appears along with theirs on two Invention Disclosures, copies of which are attached hereto as Exhibit A (7 pages) and Exhibit B (3 pages).

**BEST AVAILABLE COPY**

DECLARATION UNDER 37 C.F.R. § 1.132

Serial Number: 10000,796

Filing Date: March 6, 2002

Title: SHIELDING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS

Assignee: Intel Corporation

Page 2  
Doc: 004A07081 (INTEL)

b. Exhibit A (Paragraph 2) bears the following Concise Title of Invention: "Embedded DC Shunts in Sockets for High Current Applications". The "Date" deleted from page 1 of Exhibit A is prior to December 4, 2000. Other sensitive information has been blocked out from Exhibit A. Figure 22 [sic] of Exhibit A illustrates conceptually a multi-layered socket comprising one or more DC shunts. This is further described in Paragraph 14 on page 5 of Exhibit A.

c. Exhibit B (Paragraph 2) bears the following Concise Title of Invention: "Package DC Shunts for High Power CPU Applications". The "Date" deleted from page 1 of Exhibit B is prior to December 4, 2000. Other sensitive information has been blocked out from Exhibit B. Figure 2 of Exhibit B illustrates conceptually a multi-layered package comprising one or more DC shunts. This is further described in Paragraph 14 on page 5 of Exhibit B.

4. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date: 3-23-05


  
Yuan-Liang Li

YUAN-LIANG LI  
By His Representative,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation

Date 2/23/2005

By

  
Walter W. Nielsen  
Reg. No. 25,539

BEST AVAILABLE COPY

02/23/2005 22:03 6022988919  
02/23/2005 01:15 4808120263  
02/23/2005 09:21 6022988919

NIELSEN  
SUNNY PEAK  
NIELSEN

PAGE 06  
PAGE 05/05  
PAGE 07

DECLARATION UNDER 37 C.F.R. § 1.132

Serial Number: 10400,795

Filing Date: March 6, 2005

Title: SEWING ARRANGEMENTS TO REDUCE HIGH CURRENTS IN GRID ARRAY CONNECTORS

Assignee: Intel Corporation

Page 3  
ID#: 894,167,081 (INTEL)

CERTIFICATE UNDER 37 C.F.R. 1.1: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Amendment, Commissioner of Patents, P.O. Box 1490, Alexandria, VA 22313-1490, on this 24 day of February, 2005.

Chris Hammond  
Name

Chris Hammond  
Signature

# Merriam- Webster's Collegiate® Dictionary

ELEVENTH  
EDITION



Merriam-Webster, Incorporated  
Springfield, Massachusetts, U.S.A.

**A GENUINE MERRIAM-WEBSTER**

The name *Webster* alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

*Merriam-Webster™* is the name you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.

Copyright © 2003 by Merriam-Webster, Incorporated

First Printing 2003

**Library of Congress Cataloging in Publication Data**

Merriam-Webster's collegiate dictionary. — Eleventh ed.

p. cm.

Includes index.

ISBN 0-87779-807-9 (Laminated unindexed : alk. paper). — ISBN 0-87779-808-7 (Jacketed hardcover unindexed : alk. paper). — ISBN 0-87779-809-5 (Jacketed hardcover with CD-ROM : alk. paper). — ISBN 0-87779-810-9 (Leatherlook with CD-ROM : alk. paper). — 0-87779-813-3 (Canadian). — 0-87779-814-1 (international).

I. English language—Dictionaries. I. Title: Collegiate dictionary. II. Merriam-Webster, Inc.

PE1628.M36 2003

423—dc21

2003003674

CIP

COLLEGIATE is a registered trademark of Merriam-Webster, Incorporated

All rights reserved. No part of this book covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

12TT:QWV03

un in with the text.

Stick close to your desks and you all may be rulers of the test appointee was obviously

uation marks as follows: A within the quotation marks. A outside them. A dash, question mark is placed inside the quotation marks the quoted matter only, but the whole sentence.

happy for you."

k.

"Issue": noise.

cottage in the country"; she it a mansion.

started to say.

ances—"sock hops"—in the

: leave?"

'the open door'?"

with a stunned "Good grief!"

"I

## arks,

within quoted material.

ay, 'Don't be late,' and then I

d to Del Banco's "Elizabeth Inverted View."

enclose quoted material, in an a quotation is set off by

ry, "Don't be late," and then I

ndent clauses joined without

ugar; add the eggs and beat

banks; roads vanished; fresh- into lakes.

he second includes a conjunctive (indeed, thus) or a phrase that case, as a result, on the other

out the facts; a decision must

re; as a result, many plaintiffs

3. Is often used before introductory expressions such as *for example, that is, and namely.*

We were fairly successful; that is, we made our deadlines and met our budget.

4. Separates phrases or items in a series when they contain commas.

The assets include \$22 million in land, buildings, and equipment; \$34 million in cash and investments; and \$8 million in inventory.

The Picasso exhibition will travel to Washington, D.C.; Manchester, N.H.; Portland, Ore.; and Oakland, Cal.

The votes against were: Precinct 1, 418; Precinct 2, 332; Precinct 3, 256.

5. Is placed outside quotation marks and parentheses.

They again demanded "complete autonomy"; the demand was again rejected.

She found him urbane and entertaining (if somewhat overbearing); he found her charmingly ingenuous.

## / Slash

1. Separates alternatives, usually representing the words *or* or *and/or*.

alumni/ae

his/her

2. Replaces the word *to* or *and* in some compound terms and ranges.

1998/99 or 1998-99

the May/June issue or the May-June issue

3. Separates lines of poetry that are run in with the text. A space usually precedes and follows the slash.

## Punctuation 1609

In Pope's words: "Tis with our judgments as our watches, none / Go just alike, yet each believes his own."

4. Separates the elements in a numerical date, and numerators and denominators in fractions.

on 9/11/01

a 7/8-mile course

5. Represents the word *per* or *to* when used between units of measure or the terms of a ratio.

400,000 tons/year

price/earnings ratio

29 ml/gal

20/20 vision

6. Punctuates some abbreviations.

w/o [for without]

I/O [for input/output]

c/o [for care of]

P/E [for price/earnings]

7. Punctuates Internet addresses.

<http://unabridged.Merriam-Webster.com/>

## Foreign Marks

1. Guillemets « » often enclose quotations in French and other European languages.

Marie Antoinette est censée dire «qu'ils mangent de la brioche».

2. Spanish exclamation points ¡ ! are used in pairs to enclose an exclamatory sentence in Spanish writing.

¡Qué buen día!

3. Spanish question marks ¿ ? are used in pairs to enclose an interrogatory sentence in Spanish writing.

¿Qué es esto?

## TMG INVENTION DISCLOSURE, Rev 3, 8/99

Located at: <http://legal.intel.com>

LEGAL ID# \_\_\_\_\_ (legal dept. use only)

DATE: \_\_\_\_\_

It is important to provide accurate and detailed information on this form (fill in ALL areas under Inventor[s]). The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to **Janice Boulden, Intel Legal Department at JF3-147**. You can submit electronically if all of the information is electronic, including drawings and supervisor approval. If you have any questions regarding this form or to whom it should be forwarded, please call \_\_\_\_\_

Fill out the below and follow the instructions:

### 1. Field of the Invention:

- ☐ Semiconductor Process: device and integration
- ☐ Semiconductor Process + Equipment: thin films
- ☐ Semiconductor Process + Equipment: etch/litho
- ☐ Circuit Design
- ☐ Flash
- ☐ Test
- ☐ CQN (Q&R)
- ☐ Packaging
- ☒ Boards/Cartridge
- ☐ Automation
- ☒ Other

**RECEIVED**

### 2. Concise Title of Invention:

Embedded DC Shunts in Sockets for High Current Applications

PATENT DATABASE GROUP  
INTEL LEGAL TEAM

### 3. Brief Description of Invention (please use only space provided and font #10 or larger. Write the Key Elements of the Invention):

*The invention is:*

*A New Design to split DC & high frequency currents through sockets.*

*The key elements are:*

1. Large pieces of metal are embedded in a socket to provide a shunt for DC current to flow.
2. Metal pieces are created on 1,2,3, or 4 sides of a socket to provide a shunt for DC current to flow.

4. Inventor(s):

✓ Name: Yuan-Liang Li

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship:

Taiwan

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐

✓ Name: David G. Figueroa

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship:

USA

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐

✓ Name: PR Patel

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship: USA

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐



**(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)**

**5. HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM (use first inventor's supervisor if multiple inventors)**

DATE: \_\_\_\_\_

SUPERVISOR NAME: PR Patel 

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID.

**6. Has subject matter of present disclosure been disclosed or will it be disclosed outside Intel?**

If yes, explain and give date: \_\_\_\_\_

(Give expected tape out date if applicable): \_\_\_\_\_

**7. Has the subject matter of present disclosure been published or will it be published outside of Intel? No.**

If yes, explain and give date: \_\_\_\_\_

**8. Has a product using or manufactured using the present disclosure been sold or offered for sale? No**

If yes, explain and give date: \_\_\_\_\_

**9. Has this invention been conceived, or constructed during accomplishment of a government or third party contract? No If yes, give contract name and number:**

**10. Explain the problem being addressed by the invention:**

The problem being addressed by this invention is high current through sockets. High currents through sockets require low resistances to have a small power dissipation as described by,  $\text{Power} = \text{Current squared} \times \text{Resistance}$ . Larger power dissipations in the socket result in higher temperatures in the socket.

**11. Explain current state of the art (i.e, how the problem is solved today):**

*Presently the problem described above is solved by:*

This problem of increasing currents through sockets to supply the high currents to higher power CPU's is currently solved by increasing the number of pins, which lowers the total resistance and results in a lower power dissipation. This is costly not only in terms of actual dollar cost for the extra pins, but also for the real estate needed for the extra pins.

**12. Explain technical advantages of the invention over current state of the art:**

*The technical advantage of this invention is:*

This invention provides DC shunts that will provide a path for 90% of the total current. This moves the high DC current away from pins. By doing this, the power dissipation through the pins is decreased to about 90%, which is expected to remove reliability concerns that involve heat. Because of the extreme currents of Intel's future high power CPU's, this is an expected need. Without this invention, self heating and resulting reliability issues are expected as the number of pins needed are greater than the number than can be supplied in a cost-effective socket

**13. Is the invention experimentally verified?**

a. Is the invention verified with simulation?

- b. If neither a. or b. above, then you can get a patent on the concept, but please explain the technical basis to justify that your invention will work (use extra space if necessary):

14. Detailed Description of Invention (try to use only the space provided with font #10 or larger type. Refer to your drawings):

**Referenced sketches/dwg's/diagrams: (use additional page(s))**

As the frequencies of Intel processors increase, the currents required increases proportionally. In addition, while the magnitude of the current increases, the amount of area to carry the current through the socket is decreased. The problem being addressed by this invention is high current through sockets. High currents through sockets require low resistances to have small power dissipation as described by,  $\text{Power} = \text{Current squared times the Resistance}$ . Larger power dissipations in the socket result in higher temperatures in the socket, and higher temperatures are expected to cause problems quality and reliability.


The problem of increasing currents through sockets to supply the high currents to higher power CPU's is currently solved by increasing the number of pins, which lowers the total resistance and results in a lower power dissipation. A picture of these pins is shown in Figure 1. This is costly not only in terms of actual dollar cost for the extra pins, but also for the real estate needed for the extra pins. In addition, if the number of pins added for power dissipation doesn't provide a much lower resistance than the resistance of the pins in the core region, the effectiveness of the additional pins may not sufficiently reduce the current flowing through one region of the package. In other words, additional pins must provide an effective DC shunt.

This invention provides very effective DC shunts that will provide a path for 90% of the total current. This moves the high DC current away from pins. By doing this, the power dissipation through the pins is decreased to about 90%, which is expected to remove reliability concerns that involve heat. Because of the extreme currents of Intel's future high power CPU's, this is an expected need. Without this invention, self-heating and resulting reliability issues are expected as the number of pins needed are greater than the number than can be supplied in a cost-effective socket.


In Figure 2, this invention is implemented by inserting metals into sockets. This method can be achieved using 1, 2, 3, or 4 sides of the socket, with 1 or more side terminals per side, or creating shunts internal the socket. This can be implemented by providing 1 or more shunts through a socket.

15.

**Drawings (use as many pages as needed)  
(PLEASE DO NOT MAKE COLOR DRAWINGS)**



**Figure 1. Present State of the Art**



**Figure 22. DC Shunts Embedded in Sockets**

## **Fabrication**

16. **Key Supporting Data (1 page limit on separate page):**  
99 % current flows in DC shunt.
17. **What is the product or process invention to be used on? (e.g., P8xx, name of product, etc.):**
18. **Have you reviewed your invention with a TMG Patent Mentor? (see below for mentor names) If so, give name:** \_\_\_\_\_
19. **Any other information IP committee should consider?**

## MENTOR REVIEW

If you don't already have a departmental peer review process for invention disclosures, we recommend you have it reviewed by a Mentor before you send your invention disclosure to Intel Legal. The purpose of this Mentor review is to ensure that the invention disclosure is written clearly enough for the IP Committee to comprehend your invention including all the novel aspects of it. Please refer to the list below for recommended Mentors by area. Select ONE Mentor to review and acknowledge. This recommended step is not meant to unreasonably slow down the invention disclosure process. If your Mentor fails to respond to you in a reasonable amount of time, then send your invention disclosure directly to Intel Legal.

Area	Mentor
Semiconductor Process – device and integration	Mark Bohr, Robert Chau, Krishna Seshan
Semiconductor Process – thin films	Ken Cadien, Chien Chiang, John Carruthers
Semiconductor Process – etch/litho (etch),	John Carruthers, Peter Silverman, Peter Charvat Yan Borodovsky (litho)
Circuit Design Galivanche	Ian Young, Greg Taylor, Clair Webb, Rajesh
Flash	Manzur Gill, Krishna Seshan
Test	J.J. Grealish, Rajesh Galivanche, Mike Mayberry
CQN (Q&R) Carruthers,	Ian Young, Greg Taylor, Clair Webb, John Valluri (Bob) Rao, Naomi Obinata
Packaging	Ken Kinsman, Bob Sankman, Rama Shukula
Boards/Cartridge	Leslie Polaski, J.J. Grealish
Automation	Sunit Rikhi
Optical and MEMS	Valluri (Bob) Rao
Legal Dept. Patent Attorneys Greaves	Ray Werner, Rob Winkle, Naomi Obinata, John

## **MENTOR REVIEW**

If you don't already have a departmental peer review process for invention disclosures, we recommend you have it reviewed by a Mentor before you send your invention disclosure to Intel Legal. The purpose of this Mentor review is to ensure that the invention disclosure is written clearly enough for the IP Committee to comprehend your invention including all the novel aspects of it. Please refer to the list below for recommended Mentors by area. Select ONE Mentor to review and acknowledge. This recommended step is not meant to unreasonably slow down the invention disclosure process. If your Mentor fails to respond to you in a reasonable amount of time, then send your invention disclosure directly to Intel Legal.

<b>Area</b>	<b>Mentor</b>
<b>Semiconductor Process – device and integration</b>	<b>Mark Bohr, Robert Chau, Krishna Seshan</b>
<b>Semiconductor Process – thin films</b>	<b>Ken Cadien, Chien Chiang, John Carruthers</b>
<b>Semiconductor Process – etch/litho (etch),</b>	<b>John Carruthers, Peter Silverman, Peter Charvat</b>
	<b>Yan Borodovsky (litho)</b>
<b>Circuit Design Galivanche</b>	<b>Ian Young, Greg Taylor, Clair Webb, Rajesh</b>
<b>Flash</b>	<b>Manzur Gill, Krishna Seshan</b>
<b>Test</b>	<b>J.J. Grealish, Rajesh Galivanche, Mike Mayberry</b>
<b>CQN (Q&amp;R) Carruthers,</b>	<b>Ian Young, Greg Taylor, Clair Webb, John</b>
	<b>Valluri (Bob) Rao, Naomi Obinata</b>
<b>Packaging</b>	<b>Ken Kinsman, Bob Sankman, Rama Shukula</b>
<b>Boards/Cartridge</b>	<b>Leslie Polaski, J.J. Grealish</b>
<b>Automation</b>	<b>Sunit Rikhi</b>
<b>Optical and MEMS</b>	<b>Valluri (Bob) Rao</b>
<b>Legal Dept. Patent Attorneys Greaves</b>	<b>Ray Werner, Rob Winkle, Naomi Obinata, John</b>

# TMG INVENTION DISCLOSURE, Rev 3, 8/99

Located at: <http://legal.intel.com>

LEGAL ID# \_\_\_\_\_ (legal-dept. use only)

DATE: \_\_\_\_\_

It is important to provide accurate and detailed information on this form (fill in ALL areas under Inventor[s]). The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to **Janice Boulden, Intel Legal Department at JF3-147**. You can submit electronically if all of the information is electronic, including drawings and supervisor approval. If you have any questions regarding this form or to whom it should be forwarded, please call

Fill out the below and follow the instructions:

## 1. Field of the Invention:

- ☐ Semiconductor Process: device and integration
- ☐ Semiconductor Process + Equipment: thin films
- ☐ Semiconductor Process + Equipment: etch/litho
- ☐ Circuit Design
- ☐ Flash
- ☐ Test
- ☐ CQN (Q&R)
- ☒ Packaging
- ☒ Boards/Cartridge
- ☐ Automation
- ☐ Other

**RECEIVED**

## 2. Concise Title of Invention:

Package DC Shunts for High Power CPU Applications

PATENT DATABASE GROUP  
INTEL LEGAL TEAM

## 3. Brief Description of Invention (please use only space provided and font #10 or larger. Write the Key Elements of the Invention):

*The invention is:*

*A New Design to split DC & high frequency currents through packages.*

*The key elements are:*

1. Large pieces of metal are integrated with the package (include the following, but not limited to FCPGA, OLGA, Ceramic) from the top of the package to the bottom of the package to provide a shunt for DC current to flow.
2. Metal pieces are created on 1,2,3, or 4 sides of a package to provide a shunt for DC current to flow.
3. Large pieces of metal are created internal to the package to provide a shunt for DC current to flow.

**4. Inventor(s):**

Name: Yuan-Liang Li

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship:

Taiwan

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐

Name: David G. Figueroa

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship:

USA

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐

Name: PR Patel

E-Mail Address:

WWID#

M/S:

Phone:

Fax:

Home Address:

Citizenship: USA

Supervisor Name:

Supervisor Phone:

Supervisor M/S:

Group Name: TMG

Contractor:

Inventor Signature:

Division Name:

ATD ☒ PTD ☐ CTM ☐

YES ☐

CR ☐ STTD ☐ CQN ☐

SMTD ☐ TCAD ☐

NO ☒

Other? ☐



**(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)**

5. HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM (use first inventor's supervisor if multiple inventors)

DATE: \_\_\_\_\_

SUPERVISOR NAME: PR Patel \_\_\_\_\_

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID.

6. Has subject matter of present disclosure been disclosed or will it be disclosed outside Intel?

If yes, explain and give date: \_\_\_\_\_

(Give expected tape out date if applicable): \_\_\_\_\_

7. Has the subject matter of present disclosure been published or will it be published outside of Intel? No.

If yes, explain and give date: \_\_\_\_\_

8. Has a product using or manufactured using the present disclosure been sold or offered for sale? No

If yes, explain and give date: \_\_\_\_\_

9. Has this invention been conceived, or constructed during accomplishment of a government or third party contract? No If yes, give contract name and number: \_\_\_\_\_

10. Explain the problem being addressed by the invention:

The problem being addressed by this invention is high current through packages. High currents through packages require low resistances to have a small power dissipation as described by,  $\text{Power} = \text{Current squared} \times \text{Resistance}$ . Larger power dissipations in the package result in higher temperatures in the package.

11. Explain current state of the art (i.e, how the problem is solved today):

*Presently the problem described above is solved by:*

This problem of increasing currents through packages to supply the high currents to higher power CPU's is currently solved by increasing the number of vias vertically through the package, which lowers the total resistance and results in a lower power dissipation. This is costly not only in terms of actual dollar cost for the extra vias, but also for the real estate needed for the extra vias.

12. Explain technical advantages of the invention over current state of the art:

*The technical advantage of this invention is:*

This invention provides DC shunts that will provide a path for 90% of the total current. This moves the high DC current away from vias that are critical to lowering the inductance through the package. By doing this, the power dissipation through the vias is decreased to about 90%, which is expected to remove reliability concerns that involve heat. Because of the extreme currents of Intel's future high power CPU's, this is an expected need. Without this invention, self heating and resulting reliability issues are expected as the number of vias needed are greater than the number than can be supplied in a cost-effective package

13. Is the invention experimentally verified? No

a. Is the invention verified with simulation? yes

- b. If neither a. or b. above, then you can get a patent on the concept, but please explain the technical basis to justify that your invention will work (use extra space if necessary):

**14. Detailed Description of Invention (try to use only the space provided with font #10 or larger type. Refer to your drawings):**

**Referenced sketches/dwg's/diagrams: (use additional page(s))**


As the frequencies of Intel processors increase, the currents required increases proportionally. In addition, while the magnitude of the current increases, the amount of area to carry the current through the package is decreased. The problem being addressed by this invention is high current through packages. High currents through packages require low resistances to have small power dissipation as described by,  $\text{Power} = \text{Current squared times the Resistance}$ . Larger power dissipations in the package result in higher temperatures in the package, and higher temperatures are expected to cause problems quality and reliability.

The problem of increasing currents through packages to supply the high currents to higher power CPU's is currently solved by increasing the number of vias vertically through the package, which lowers the total resistance and results in a lower power dissipation. A picture of these vias is shown in Figure 1. This is costly not only in terms of actual dollar cost for the extra vias, but also for the real estate needed for the extra vias. In addition, if the number of vias added for power dissipation doesn't provide a much lower resistance than the resistance of the vias in the core region, the effectiveness of the additional vias may not sufficiently reduce the current flowing through one region of the package. In other words, additional vias must provide an effective DC shunt.


This invention provides very effective DC shunts that will provide a path for 90% of the total current. This moves the high DC current away from vias that are critical to lowering the inductance through the package. By doing this, the power dissipation through the vias is decreased to about 90%, which is expected to remove reliability concerns that involve heat. Because of the extreme currents of Intel's future high power CPU's, this is an expected need. Without this invention, self-heating and resulting reliability issues are expected as the number of vias needed are greater than the number than can be supplied in a cost-effective package.

In Figure 2, this invention is implemented by creating side terminals on packages. This method can be achieved using 1, 2, 3, or 4 sides of the package, with 1 or more side terminals per side, or creating shunts internal to the package. This can be implemented by providing 1 or more shunts through a package.

**15. Drawings (use as many pages as needed)  
(PLEASE DO NOT MAKE COLOR DRAWINGS)**



**Figure 1. Present State of the Art**



**Figure 2. DC Shunts in Packages**

## **Fabrication**

- 16. Key Supporting Data (1 page limit on separate page):**  
99% current flows in DC shunt.

16. Key Supporting Data (1 page limit on separate page):  
99% current flows in DC shunt.
17. What is the product or process invention to be used on? (e.g., P8xx, name of product, etc.):
18. Have you reviewed your invention with a TMG Patent Mentor? (see below for mentor names) If so, give name: \_\_\_\_\_
19. Any other information IP committee should consider?

### MENTOR REVIEW

If you don't already have a departmental peer review process for invention disclosures, we recommend you have it reviewed by a Mentor before you send your invention disclosure to Intel Legal. The purpose of this Mentor review is to ensure that the invention disclosure is written clearly enough for the IP Committee to comprehend your invention including all the novel aspects of it. Please refer to the list below for recommended Mentors by area. Select ONE Mentor to review and acknowledge. This recommended step is not meant to unreasonably slow down the invention disclosure process. If your Mentor fails to respond to you in a reasonable amount of time, then send your invention disclosure directly to Intel Legal.

Area	Mentor
Semiconductor Process – device and integration	Mark Bohr, Robert Chau, Krishna Seshan
Semiconductor Process – thin films	Ken Cadien, Chien Chiang, John Carruthers
Semiconductor Process – etch/litho (etch),	John Carruthers, Peter Silverman, Peter Charvat Yan Borodovsky (litho)
Circuit Design Galivanche	Ian Young, Greg Taylor, Clair Webb, Rajesh
Flash	Manzur Gill, Krishna Seshan
Test	J.J. Grealish, Rajesh Galivanche, Mike Mayberry
CQN (Q&R) Carruthers,	Ian Young, Greg Taylor, Clair Webb, John

**Valluri (Bob) Rao, Naomi Obinata**

**Packaging**

**Ken Kinsman, Bob Sankman, Rama Shukula**

**Boards/Cartridge**

**Leslie Polaski, J.J. Grealish**

**Automation**

**Sunit Rikhi**

**Optical and MEMS**

**Valluri (Bob) Rao**

**Legal Dept. Patent Attorneys  
Greaves**

**Ray Werner, Rob Winkle, Naomi Obinata, John**

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☒ FADED TEXT OR DRAWING

☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☒ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**